

4,000,000

FIG. 1




FIG. 2  
PRIOR ART




FIG. 3  
PRIOR ART




FIG. 4  
PRIOR ART




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15




FIG. 16 A




FIG. 16 B




FIG. 16 C




FIG. 16 D





FIG. 16 E



LVNMOS - TRANSISTOR      HVNMOS - TRANSISTOR      PMOS - TRANSISTOR

FIG. 16 F






FIG. 17




FIG. 18




FIG. 19

FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27A




FIG. 27B




FIG. 27C




FIG. 27D






FIG. 28




FIG. 29





FIG. 30






FIG. 31A




FIG. 31B




FIG. 31C

FIG. 3 2




FIG. 3 3






FIG. 35




FIG. 36




FIG. 37

Pad No.	Pad Name	Function
1P	CLK	Clock input terminal of 64-bit shift register
2P	LCHK	Data latch signal input terminal LCHX = "L" : Read shift register data LCHX = "H" : Latch immediately preceding data
3P, 4P, 5P	GND	GND terminals (0V)
6P	VDD	Logical circuitry positive power supply terminal (+5V)
7P	STBX	Driver strobe input terminal. Latched data output to driver at "L" input (Internal pullup resistance $R_P=300K\Omega$ TYP.)
8P	SO	64-bit shift register serial data output terminal
9P-72P	DO1-DO64	Driver output terminal (Nch open drain output)
73P	SI	64-bit shift register serial data input terminal